Find the value of radix r, with the following equality is matached. âˆš(21)áµ£ = (11)áµ£

1.8

2.7

3.10

4.>2

How many Boolean functions are possible with 2 trinary variables?

1.256

2.512

3.1024

4.128

The min term expansion of f(P,Q,R) = PQ + QRÌ… + PRÌ… is

1.mâ‚‚+mâ‚„+mâ‚†+mâ‚

2.mâ‚€+mâ‚+mâ‚ƒ+mâ‚…

3.mâ‚€+mâ‚+mâ‚†+mâ‚

4.mâ‚‚+mâ‚ƒ+mâ‚„+mâ‚…

The range of integers that can be represented by an n â€“ bit 2's complement number system is

1.â€“ 2â¿â»Â¹ to (2â¿â»Â¹ -1)

2.â€“ (2â¿â»Â¹ -1) to (2â¿â»Â¹ -1)

3.â€“ 2â¿â»Â¹ to 2â¿â»Â¹

4. â€“ (2â¿â»Â¹ +1) to (2â¿â»Â¹ -1)

Which of the following is the minimization expression for A+A'B+A'B'C+A'B'C'D?

1.ABCD

2.A+B) (C+D)

3.A+B+C+D

4.1

Which of the following statement is true regarding â€˜HAZARDâ€™?

1.A digital circuit exhibits temporary mal-function. If the i/pâ€™s are having un-even propagation delays.

2.The permanent mal-function is due to the open circuit (or) short circuit of connection lead to the orbit

3.The Hazard can be struck at 0 (or) 1

4.All

(1217)â‚ˆ is equivalent to

1.(1217)â‚â‚†

2.(028F)â‚â‚†

3.2297)â‚â‚€

4.(0B17)â‚â‚†

A 2 level memory has an average access time of 30 ns with cache and memory access time as 20 ns and 150 ns respectively. What is the hit ratio?

1.80%

2.93%

3.70%

4. 99%

A 4-bit carry look ahead adder, which adds two 4-bit numbers, is designed using AND, OR, NOT, NAND, NOR gates only. Assuming that all the inputs are available in both complemented and uncomplemented forms and the delay of each gate is one time unit, what is the overall propagation delay of the adder? Assume that the carry network has been implemented using two-level AND-OR logic.

1.4 time units

2. 6 time units

3.10 time units

4.12 time units

A 5 stage pipeline with the stages taking 1, 1, 3, 1, 1 units of time has a through put of

1.1/3

2.1/7

3.7

4.3

A 5 stage pipeline with the stages taking 1, 1, 3, 1, 1 units of time has a through put of a. 1â„3 b. 1â„7 c. 7 d. 3

1.1/3

2.1/7

3.7

4.3

A computer system has 4k â€“ word cache organized in a block â€“ set-associative manner, with 4 blocks per set, 64 words per block, memory is word addressable. The number of bits in the SET and WORD fields of the main memory address format is

1.15, 4

2.6, 4

3.7, 6

4.4, 6

Assembler directives representâ€¦â€¦â€¦â€¦â€¦â€¦ 1) Machine instructions to be included in the object program 2) The allocation of storage for constants or program variable

1.Only 1

2.only 2

3.Both 1 and 2

4.Neither 1 nor 2

Assume that the time required for the eight functional units, which operate in each of the eight cycles, are as follows. 5us, 8us, 64s, 10us, 15us, 12us, 6us, 8us Assume that pipe lining adds 1 us, of overhead. Find the speedup versus the single cycle data path.

1.4.67

2.4.375

3. 4.44

4.4.285

Assuming all numbers are in 2â€™s complement representation, which of the following numbers is divisible by 11111011?

1.11100111

2.11100100

3.11010111

4. 11011011

Booth's coding in 8 bits for the decimal number âˆ’57 is:

1.0 â€“ 100 + 1000

2.0 â€“ 100 + 100 â€“ 1

3.0 â€“ 1 + 100 â€“ 10 + 1

4.00 â€“ 10 + 100 â€“ 1

Boothâ€²s algorithm is used in floating â€“ point

1.Addition

2.Subtraction

3.Multiplication

4.Division

Consider a hypothetical k-map in which essential prime implicants covering all the min â€“ terms except two. Each of the left over min â€“ term is covered by 3 different redundant prime implicants. What would be the no of minimal expressions denoted by the map?

1.3

2.8

3.9

4.16

Consider an algebraic system (A,*), where A is a set of all non-zero real numbers and * is a binary operation defined by A* b = ab/4 then (G*) is a

1.Monoid

2.Semi group

3.Group

4. Abelian group

Consider the following organization of main memory and cache memory. Main memory: 64k Ã—16 Cache memory: 256 Ã— 16 Memory is word addressable and block size of 8 words. Determine the size of tag field if the direct mapping is used for transforming data from main memory to cache memory.

1.5 bits

2.6 bits

3.7 bits

4.8 bits

Consider the following register â€“ transfer language: Râ‚ƒ â† Râ‚‚+ M[Râ‚ + Râ‚‚] Where Râ‚, Râ‚‚ are the CPU registers and M is a memory location in primary memory, which addressing mode is suitable for above register transfer language?

1.Immediate

2.Indexed

3.Direct

4.Displacement

Consider the following situation and fill in the blanks: The computer starts the tape moving by issuing a command; the processor then monitors the status of the taps by means of a â€¦â€¦â€¦â€¦.. When the tape is in the correct position, the Processor issues a â€¦â€¦â€¦â€¦â€¦

1.Data input, Status, data output command

2.Data input, Status control command

3.Control, Status, Data output command

4.Control, Status, data input Command

Consider the following subtraction and Identify the correct answer. (C012.25)â‚„ â€“ (10111001110.101)â‚ˆ

1.(135103.412)â‚ˆ

2. (564411.412)â‚ˆ

3. (564411.205)â‚ˆ

4.(135103.205)â‚ˆ

Find the radix 5 representation for the following decimal representation: (39)â‚â‚€ = ( ) â‚…

1.(134)â‚…

2. (124)â‚…

3. (114)â‚…

4. (144)â‚…

Find x & y values if the following equality is valid. ( X567 )â‚ˆ + ( 2YX5 )â‚ˆ = ( 71YX )â‚ˆ

1.43

2.34

3.45

4.54

For interval arithmetic best rounding technique use is â€¦â€¦â€¦..

1.Rounding to plus and minus infinity

2.Rounding to zero

3.Rounding to nearest

4.None of These

Halt operation comes under â€¦â€¦â€¦

1.Data transfer

2.Control transfer

3.Conversion

4.I/O transfer

Horizontal micro construction has which of the following attributes? 1) Short formats 2) Limited ability to express parallel micro-operations 3) Considerable encoding of the control information

1.1 and 2

2. 2 and 3

3.1,2 and 3

4.None of the these

How many bits are needed to represent 20 digit decimal number in binary?

1.62bits

2.60 bits

3.64bits

4.66 bits

How many Boolean functions are possible with 3 Boolean variables such that the number of min terms are either one or two?

1.18

2.8

3.26

4.36

How many digits are required to represent 126 bit binary number in decimal?

1.32 bits

2.36 bits

3.42 bits

4.46 bits

How many minimum 2-input nor gates are needed to realize A+BC?

1.2

2.3

3.4

4.5

If doubling the cache line length reduces the miss rate to 3 percent, by how much it reduces the average memory access time?

1.27.1ns

2.25.75ns

3.22.2ns

4.4.85ns

In a fully associative cache memory consisting of 256 cache lines of 16 bytes each, a tag field is of 14 bits. Determine the size of cache memory and main memory.

1.2KB and 128 KB

2.4kB and 256KB

3.8KB and 1MB

4.None of the above

In a two-level memory hierarchy, the access time of the memory is 12 nanoseconds and the access time of the main memory is 1.5 microseconds. The hit ratio is 0.98. What is the average access time of the two-level memory system?

1.13.5n sec

2.42n sec

3.7.56n sec

4. 76n sec

In four â€“ address instruction format, the number of bytes required to encode an instruction is (assume each address requires 24 bits, and 1 byte is required for operation code)

1.9

2.13

3.14

4.12

Let A = 11111010 and B = 00001010 be two 8 â€“ bit 2's complement numbers. Their product in 2's complement is

1.11000100

2.10011100

3.10100101

4.11010101

P is a 16 â€“ bit signed integer. The 2â€™s complement representation of P is (F87B)â‚â‚†. The 2â€™s complement representation of 8 * p is

1.(C3D8)â‚â‚†

2.(187B)â‚â‚†

3. (F878)â‚â‚†

4. (987B)â‚â‚†

The bus system of a machine has the following propagation delay times 40 ns for the signals to propagate through the multiplexers, 90ns to perform the ADD operating in the ALU, 30ns delay in the destination decoder, and 20ns to store the data into the destination register. What is the minimum cycle time that can be used for the clock?

1.120ns

2.150ns

3.960ns

4.180ns

The CPU initializes the DMA by sending â€¦â€¦â€¦

1.The starting address of the memory blocks where data is available or where data is to be stared

2.The word count

3.Control for mode and start the transfer

4.All of the above

The following are some of the sequences of operations in the instruction cycle, which one is the correct sequence?

1.PC â†’ address register Data from memory â†’ Data register Data register â†’ IR PC + 1 â†’ PC

2.Address register â†’PC Data register â†’ Data from memory Data register â†’ IR PC + 1 â†’ PC

3.Data from memory â†’ Data register PC â†’Address register Data register â†’ IR PC + 1 â†’ PC

4.None of These

The literal count of a Boolean expression is the sum of the number of times each literal appears in the expression. For example, the literal count of (x y + x z) is 4. What are the minimum possible literal counts of the product â€“ of â€“ sum and sum â€“ of â€“ product representations respectively of the function given by the following karnaugh map? Here, x denotes â€œdonâ€™t careâ€.

1.(11,9)

2.(9,13)

3. (9,10)

4.(11,11)

The minimum time delay between the initiations of two independent memory operations is called

1.Access time

2.Cycle time

3.Transfer rate

4.Latency Time

The register which holds the address of the locating to or from which data are to be transferred is known as

1.Index register

2.Instruction register

3.Memory address register

4.Memory data register

The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as â€¦â€¦â€¦â€¦

1.Index â€“ Register

2.Memory address register

3. Program Counter

4. Instruction registers

The sequence of events that happen during a typical fetch operation is ?

1.PC â†’ Mar â†’Memory â†’ MOR â†’ IR

2. PC â†’ Memory â†’ MDR â†’ IR

3.PC â†’ Memory â†’ IR

4.PC â†’ Mar â†’ Memory â†’ IR

The switching expression corresponding to f(A, B,C, D) = Î£ (1, 4, 5, 9, 11,12) is

1.BC'D' + A'C'D + AB'D

2.ABC' + ACD + B'C'D

3.ACD' + A'BC' + AC'D

4.A'BD + ACD' + BCD'

What are the essential prime implicants of the following Boolean functions? F (a, b, c) = a'c + ac' + b'c

1.a'c and ac'

2.a'c and b'c

3.a'c only

4.ac' and b'c

What is the control unitâ€™s function in the CPU?

1.To decode program instructions

2.To transfer data to primary storage

3.To perform logical operations

4.To store program instructions

What is the equivalent decimal representation for the following radix representation? (34.44)â‚ˆ

1.(22.56)â‚â‚€

2.(32.56)â‚â‚€

3.(28.5625)â‚â‚€

4.(38.5625)â‚â‚€

What is the maximum number of different Boolean functions involving n boolean variables?

1.nÂ²

2.2â¿

3.2Â²â¿

4.2nÂ²

What is the result of evaluating the following two expressions using three-digit floating point arithmetic with rounding? (113.+âˆ’111.)+7.51 113.+(âˆ’111.+7.51)

1.9.51 and 10.0 respectively

2.10.0 and 9.51 respectively

3.9.51 and 9.51 respectively

4.10.0 and 10.0 respectively

Which of the following data transfer modes takes relatively more time?

1.DMA

2.Interrupt initiated I/O

3.Programmed I/O

4.Isolated I/O

Which of the following statement is FALSE regarding functionally completeness, (FC).

1.A Boolean function is said to be FC if it realizes all the basic operations (AND, OR, NOT)

2.A function can be FC if it reduces to another function i.e.., already known as FC

3.All the universal operations are FC

4.All the universal operations are FC

Which one is required while establishing the communication link between CPU and peripherals?

1.Index register

2.Instruction register

3.Memory address register

4.Memory data register

- Engineering GATE 2017-2018 Aeronautical
- GATE 2017-2018 Aeronautical
- Engineering GATE 2017-2018 EEE
- GATE 2017-2018Architecture and Planning
- GATE 2017-2018 Architecture and Planning Practice Paper 2
- GATE 2017-2018 Metallurgical
- GATE Textile and Fiber Science Set 1
- GATE Textile and Fiber Science Set 2
- GATE 2017-2018 Biotechnology Set 1
- GATE 2017-2018 Biotechnology Set 2
- GATE Geology and Geophysics
- GATE Geology and Geophysics Set 2
- GATE Agricultural Engineering Set 1
- GATE Agricultural Engineering Set 2
- GATE Civil Engineering
- GATE ECE Mcq
- GATE Mechanical Mcq
- GATE Mechanical Mcq Set-2
- GATE Mining Engineering Mcq
- GATE Production and Industrial
- GATE STUDY MATERIAL /COMPUTER ARCHITECTURE MCQ SET 1
- GATE STUDY MATERIAL /COMPUTER ARCHITECTURE MCQ SET 2
- GATE STUDY MATERIAL /COMPUTER ARCHITECTURE MCQ SET 3
- GATE STUDY MATERIAL /DBMS SET 1
- GATE STUDY MATERIAL /DBMS SET 2
- GATE STUDY MATERIAL /NETWORKING SET 1
- GATE STUDY MATERIAL /NETWORKING SET 2
- GATE STUDY MATERIAL /NETWORKING SET 3
- Gate Logic MCQ Question & Answers

Online Exam TestTop Tutorials are Core Java,Hibernate ,Spring,Sturts.The content on Online Exam Testwebsite is done by expert team not only with the help of books but along with the strong professional knowledge in all context like coding,designing, marketing,etc!